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Abstract: In this paper, a new circuit topology of a three phase half-bridge multilevel inverter (MLI) is 
proposed. The proposed MLI that consists of cascaded half-bridge structure along with modified full-bridge 
structure requires less number of dc-power supplies and power semiconductor devices, e.g. insulated gate 
bipolar transistors and diodes when compared with the existing MLI topologies, which significantly reduces 
the size and cost of the inverter. Two different structures; isolated and non-isolated dc-power supply-based 
three-phase half-bridge MLIs are investigated. A number of generalized methods are proposed to determine 
the magnitude of the input dc-power supplies that has a great impact on the number of levels of the output 
voltage waveform. To verify the feasibility of the proposed MLI topology, a scaled down laboratory 
prototype three-phase half-bridge MLI is developed and the experimental results are analyzed and compared 
with the simulation results. Experimental and simulation results reveal the feasibility and excellent features 
of the proposed inverter system.   
1. Introduction
Three phase cascaded multilevel inverter (MLI) has been gaining significant attention in the modern 
high-power and high-voltage applications due to its advantageous that include modular construction, less 
common mode voltage problem and lower voltage stress (dv/dt) on the switching devices which increase 
circuit reliability and minimize the inverter cost [1–5]. In spite of the several advantages that MLI possess 
over other inverter types, some drawbacks, such as the use of large numbers of semiconductor devices, 
complexity of switching gate drive circuits, and requirements of multiple balanced dc-power supplies are 
still challenging to be overcome [6]. The aforementioned drawbacks are also responsible for the high cost 
of the MLI. 
Many efforts have already been done in order to maximize the number of output voltage levels and 
minimize the number of power semiconductor devices and isolated dc-power supplies of the inverter circuit. 
Three-phase cascaded half-bridge MLI is a very well established structure, which utilizes minimum number 
of components. Different symmetric and asymmetric structures of half-bridge cascaded MLI have been 
presented in [7–13]. A three phase symmetric dc-linked half-bridge cascaded MLI that utilizes three identical 
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phase arms for generating three phase voltages is implemented in [7, 8]. In this topology, each phase arm 
contains several dc-linked half-bridge cells and a full-bridge cell. Another three-phase half-bridge topology 
has been proposed in [9, 10], where the requirement of extra full-bridge was omitted and hence, the proposed 
topology utilizes reduced amount of power electronic components. In [11, 12], half-bridge cell-based three 
phase hybrid topology is proposed with the aim of reducing two dc power supplies in comparison to the 
topology proposed in [7–10]. A three phase non-isolated symmetric half-bridge MLI structure is proposed 
in [13]. In this topology, same dc-power supplies were utilized for the three phase arms and the number of 
input dc-power supplies is significantly reduced in comparison to the topologies proposed in [7–11]. 
Although the proposed inverter topology in [13] could reduce the number of dc-power supplies, the number 
of power semiconductor switches remains unchanged and it requires extra twelve switching devices in 
comparison to the MLI topologies proposed in [9–12].  Moreover, it cannot be configured for asymmetric 
structure and three single phase transformers have to be used to connect the inverter output to a three-phase 
load. The physical size, weight, cost and maintenance will be of a great concern if this topology is 
implemented for high-power and high-voltage applications. The requirement of multiple dc-power supplies 
from a single dc source can be achieved by utilizing a common high-frequency magnetic-link (HFML) 
which could be employed for the topologies presented in [9–12] to achieve reliable and cost effective 
topology [14–18].  
For three phase inverter implementation for all aforementioned half-bridge topologies, the number of 
power semiconductor devices becomes three times than that of a single phase inverter.  This will 
significantly increase the cost, size and complexity of the 3-phase MLI.  
In this paper, a new concept of three phase cascaded half bridge MLI is proposed which significantly 
reduces the number of power electronic switching devices in comparison to the existing conventional half-
bridge cascaded inverter topologies. This concept may equally be applicable for isolated and non-isolated 
dc-power supply-based three-phase half-bridge cascaded inverter. The fundamental frequency staircase
modulation scheme is used for generating the switching gate pulses [19–21]. The key advantages of the 
proposed inverter are its requirement for less power semiconductor devices and input dc-power supplies, 
low switching losses and no electromagnetic interference problem.   
2. Proposed multilevel Inverter
The proposed inverter topology consists of half-bridge structure along with modified full-bridge 
structure, as shown in Fig. 1. Fig. 1a and Fig. 1b show the non-isolated and isolated dc-power supply-based 
half-bridge configuration of the proposed topology, respectively. In each configuration, the half-bridge 
structure comprises n-number of series connected half-bridge modules. Each half-bridge module comprises 
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two switches, Gk1 and Gk2 and a dc-power supply, Ek, where k can be any integer number. Each pair of 
switches, Gk1 and Gk2 in any half-bridge module are always working in complementary mode, i.e. if one 
switch is turned on, the other switch must be turned off. On the other hand, the modified full-bridge structure 
consists of three modified Full-bridge modules for the three-phase voltage generation. Each modified Full-
bridge module has four switches, Sx1–Sx4 and four power diodes, Dx1–Dx4, where x represents phase a, b or 
c. An input dc-power supply, E(n+1) is connected in parallel with all modified Full-bridge modules. All 
utilized switches in the half-bridge and modified full-bridge structure are unidirectional. While the switches 
in the half-bridge structure contain internal anti-parallel diodes, switches in modified full-bridge structure 
do not utilize any diodes. 
The modified Full-bridge modules are connected with the half-bridge structure at a junction point ‘J’. 
Only the modified Full-bridge modules are responsible to generate the maximum output voltage level (when 
Sx2 is turned on) and zero voltage level (when Sx4 is turned on) as shown in Fig. 2a and 2b, respectively. The 
switches Sx2 and Sx4 are always operated in complementary mode on each phase arm a, b and c to avoid any 
short circuit fault. Both of the modified full-bridge and the half-bridge structures take part to generate the 
intermediate voltage levels between maximum, E(n+1) and zero voltage levels, as shown in Fig. 2c. The 
switches Sx1 and Sx3 are always turned on at a time while operating with the half-bridge structure to generate 
the intermediate voltage levels for any particular phase arm. Table 1 and Table 2 show the generalized 
switching mode of the non-isolated and isolated input supply-based half-bridge topologies shown in Fig. 1a 
and Fig. 2a, respectively. In these tables, the switches Gk1 and Gk2 of the half-bridge modules are kept in 
“don not care” mode, as denoted by “**”, while generating maximum or zero voltage levels (Fig. 2a and 
Fig. 2b) as the two switches will have no impact on the generated voltage in these cases. The half-bridge 
structure contributes to the output voltage when Sx1 and Sx3 are turned on, as shown in Fig. 2c.  
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The number of levels in the line voltages can be calculated from  
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The blocking voltage of the switches is an important parameter that identifies the total inverter 
semiconductor cost. The voltage rating of a semiconductor device is directly related to the value of the 
blocking voltage. Lower blocking voltage may reduce the switching losses significantly [14]. Therefore, any 
reduction in the blocking voltage will not only reduce the semiconductors overall cost but it will also 
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Table 3 and Table 4 list different input voltage combinations with related generalized parameters for 
the non-isolated and isolated half-bridge structure, respectively.  According to (7), the symmetric method 
will show minimum blocking voltage on the switches, but the number of output voltage levels is less than 
that of asymmetric structures. On the other hand, the switching devices in asymmetric structures exhibit 
higher blocking voltage but it provides more voltage levels in the output voltage than the symmetric structure 
for any specific number of modules in the half-bridge stage. For example, for two modules (n=2) in the non-
isolated dc-supply based half-bridge structure, three dc-power supplies and sixteen semiconductor switches 
are required for the symmetric (E1=E2=Vdc, E3=2Vdc) and asymmetric (E1= Vdc; E2=2Vdc, E3=4Vdc) 
structures as shown in Table 3. Although the number of required components is the same for both structures, 
the switches in asymmetric structure exhibit more blocking voltage according to (7). On the other hand, 
seven levels will be shown in the line voltage when symmetric structure is implemented while the line 
voltage comprises nine levels for asymmetric configuration as shown in Table 3. 
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3. Simulation method and experimental setup 
In the proposed topology, staircase modulation is employed to achieve proper switching sequence (SA, 
SB, SC) generations. The pole voltages, Vxg are considered as reference for switching signal generation to 
achieve three phase output voltages. The number of switching states, S depends on the levels in the pole 
voltages, Np and can be calculated as: 
  )(NS 1
p
6          (8) 
The generalized switching states can also be represented by the space vector diagram as shown in Fig. 
3. The diagonal points of the smallest hexagon represents the six switching states [(SA, SB, SC) = (011, 010, 
110, 100, 101, 001)] for achieving two levels in the pole voltage, Np=2. However, the next hexagon 
represents twelve switching states, [(SA, SB, SC) = (022, 021, 020, 120, 220, 210, 200, 201, 202, 102, 002, 
012)] for achieving three levels in the output pole voltage, Np=3. Similarly the next hexagons can be 
developed for getting any specific number of pole voltage levels, Np= 4, 5……etc., according to (8). 
 
For simplicity, the symmetric input algorithm with two modules in the half-bridge structure (non-
isolated source) is chosen for implantation as shown in Fig. 4. As shown in Table 1, there are four switching 
modes for the chosen two modules (n=2) in the half-bridge structure. Hence four switching modes or 
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Fig. 5 shows the switching modes of the topology in Fig. 4 where the turned on switches are marked 
by red color. The maximum and zero voltage level generation are explained in detail in Fig. 2. Fig. 5b and 
Fig. 5c show the intermediate level generation for the considered inverter structure in which it could be seen 
that G12 is always turned on while G11 always turned off during two intermediate levels, [E1, (E1+E2)] 
generation. According to Fig. 2, the switches of the half-bridge structure can stay at any valid switching 
mode during maximum and zero level generation. Hence during maximum and zero voltage generation, (G12, 
G21) can be kept in 0 or 1 mode which can lead to a reduction in the switching frequency of the two switches. 
 
As the output pole voltage will have four levels, hence 18 switching states (300, 310, 320, 330, 230, 
130, 030, 031, 032, 033, 023, 013, 003, 103, 203, 303, 302, 301) are expected according to (8). All the 
switching states are located on the edges of the black marked hexagon in Fig. 3. The aforementioned 18-
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switching states (SA, SB, SC) are listed in Table 5 for a complete cycle of the three phase output line voltages. 
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where 
line
f  is the switching frequency of the line voltage.    














......  (Second) 
This means that the switching logic combination of all switches will be changed every 1.11 ms to achieve 
the next switching state. The switching modes are chosen such that the switching frequency of the half-
bridge structure is kept minimum. To achieve this goal, the red marked switching modes of G11, G12, G21, 
and G22 are selected for switching signal generation during time period T1, T4, T7, T11, and T13, as shown in 
Table 5. 
MATLAB/Simulink software is used to simulate the proposed MLI topology as shown in Fig. 4. 
Furthermore, a laboratory prototype is developed to verify the simulation results. Digital signal processor 
(DSP), TMS320F2812 is used to achieve the real time switching signals. The insulated gate bipolar transistor 
(IGBT), IRG4BC40W, 600V/20 A and the diode, RHRP1540, 400V/15 A are used to build the prototype 
model for the modified Full-bridge modules.  Four IGBTs, HGTG20N60B3D, 600V/40 A are used to 
implement the half-bridge structure. On the other hand, each modified Full-bridge module requires four 
diodes and four IGBTs. Fundamental frequency staircase modulation is applied as a control strategy. The 
calculated time period of each switching state for the 16-IGBT switches is equal to 1.11 ms. According to 
the number of pulses per cycle, the operating switching frequencies, fswt of all switches are not equal. Each 
pair of Sx2 and Sx4 in the modified H-bride modules are operated at switching frequency fswt = fline=50 Hz 
while the switching frequency for each pair of Sx1 and Sx3 is fswt = 2fline = 100 Hz. For switches of the second 
(G21, G22) and first (G11, G12) half-bridge modules, the switching frequency is fswt = 3fline = 150 Hz and fswt 
= 0 Hz, respectively. 
Fig. 6 shows the simulated switches gate signals of the cascaded half-bridge module and the modified 
Full-bridge module for phase-a. The gate signal waveforms of G11, G21, Sa1, Sa3, and Sa2 are shown in Fig. 
6. As can be seen, each pair of the switches (G11, G12), (G21, G22) and (Sa2, Sa4) operates in a toggle mode 
with each other.  
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Fig. 7 shows the functional block diagram of the developed hardware setup. The logic block is 
responsible to arrange the switching states sequence and manipulate the switching logics according to the 
switching states shown in Table 5. The logic block in the PC transfers all the switching signals to the DSP, 
TMS320F2812 to generate the real time switching signals. As the DSP output signals are non-isolated of 
low amplitude, they cannot be directly connected to the IGBTs gate terminals. Hence the DSP output signals 
are passed through different gate drive circuits for isolating the common ground of the gate signals and 
increasing its amplitude. 
The input dc-power supplies are adjusted such as E1=E2=VDC=40 V and E3=3VDC=120V. Three-phase 
R-L load is considered in the simulation and experimental results. Two different load values (R=40 Ω and 
L=15 mH in each phase), (R=120 Ω and L=90 mH in each phase) are investigated to observe the line current 
for different load condition. 
 
4. Results and discussions 
Fig. 8 shows the simulation results obtained using MATLAB/Simulink software. Fig. 8a and 8b show 
the pole voltages, Vag, Vbg and VJg for phase arms-a and b and the junction point J, respectively. As shown 
in the Figure, the pole voltages comprises four levels (0, 40 V, 80 V, 120 V) while VJg has two levels, 40 V 
and 80 V. The VJg plot verifies that the half-bridge structure has no contribution on the zero and maximum 
levels of the pole voltages, Vxg.  The line voltage, Vab is provided in Fig. 8c which shows seven different 
voltage levels (0, ±40 V, ±80 V, ±120 V) in the waveform. The phase voltage, VaN for phase arm-a, is shown 
in Fig. 8d. The line current, Ia1 and Ia2 are depicted in Fig. 8e for load values (R=40 Ω and L=15 mH) and 
(R=120 Ω and L=90 mH), respectively. 















(% )THD        (10) 
where H1 is the fundamental component of line current or voltage and k  is harmonic order.  
Fig. 8(f) and (g) show the THD of the unfiltered line voltage and line current, respectively. To satisfy IEEE 
1547-2003 standard, the THD value should be less than 5 % [22]. Although the current THD fulfils the IEEE 
standard, the voltage THD is slightly above 5% in the implemented 7-level topology. The amount of THD 
can be reduced by increasing the number of levels in the output voltage which could be achieved through 
adopting asymmetric input voltage supply or adding more half bridge modules. 
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Fig. 9 shows the experimental verification of the simulated three-phase MLI. The figure shows the good 
agreement between simulation and practical results in terms of the phase to ground voltages Vag, Vbg and 
output line voltage Vab. It is worth mentioning that the proposed half-bridge  comprising non-isolated or 
isolated input dc-power supply based half-bridge structure can be extended to provide any desired number 
of levels in the output voltage waveform. 
 
5. Comparison study 
The main goal of the proposed 3-phase hybrid MLI topology in this paper is to maximize the number 
of levels in the output voltage while minimizing the number of power electronic components and input dc 
power supplies which will reduce the inverter cost, physical size and complexity of gate drive circuit. In 
order to highlight the superiority of the proposed topology over existing MLI topologies, a comprehensive 
comparison including the required number of semiconductor switches, gate driver circuits, diodes, input dc-
power supplies and the generated voltage levels per switch of the proposed three-phase topology in this 
paper and other three-phase symmetric half-bridge and full-bridge topologies in the literatures is given in 
Table 6. The voltage levels generated per switch (levels to switch ratio) is considered as an important 
parameter that reflects the contribution of each switch in producing the output voltage. As shown in Table 
6, the proposed topology exhibits the highest level to switch ratio. Figs. 8a and 8b show a generalized 
comparison for the number of power electronic components and input dc power supplies required by the 
proposed MLI topology in this paper and some conventional half-bridge topologies in the literatures. As 
shown in Fig. 8, the proposed topology requires the least number of components for any desired number of 
levels in the output voltage. To generate 95 levels in the line voltages, Fig. 8 shows about 65% reduction in 
the required number of power electronic components and number of dc-power supplies when the proposed 
topology is compared with other topologies.  
 
6. Conclusion 
This paper presents a novel topology for a three phase half-bridge multilevel inverter that could be a better 
cost effective option than the existing conventional cascaded modular MLI inverter topologies as it 
comprises a reduced number of power switches, dc sources which significantly reduces the inverter cost, 
size and complexity. Results show that the number of power switches and dc-power supplies can be reduced 
by about 65% when the proposed topology is compared with other conventional half-bridge topologies. The 
proposed inverter is easy to implement and extend to generate any desired number of levels in the output 
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voltage waveform. The THD of the output voltage waveform can be reduced by either increasing the number 
of half-bridge modules or by adopting asymmetric dc voltages among the half-bridge modules. The proposed 
topology can be facilitated for renewable energy applications by employing a common high-frequency 
magnetic-link. It is expected that the proposed new inverter topology will have great potential for renewable 
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0 1 0 1 0 1 0 0 0 1 0 0 1 3 0 -3 
1 0 0 1 
0 1 1 0 
310 T2 0 1 0 1 0 1 0 1 0 0 0 0 1 2 1 -3 
320 T3 0 1 1 0 0 1 0 1 0 0 0 0 1 1 2 -3 
330 T4 0 1 0 1 0 1 0 0 1 0 0 0 1 0 3 -3 
1 0 0 1 
0 1 1 0 
230 T5 0 1 1 0 1 0 0 0 1 0 0 0 1 -1 3 -2 
130 T6 0 1 0 1 1 0 0 0 1 0 0 0 1 -2 3 -1 
030 T7 0 1 0 1 0 0 1 0 1 0 0 0 1 -3 3 0 
1 0 0 1 
0 1 1 0 
031 T8 0 1 0 1 0 0 1 0 1 0 1 0 0 -3 2 1 
032 T9 0 1 1 0 0 0 1 0 1 0 1 0 0 -3 1 2 
033 T10 0 1 0 1 0 0 1 0 1 0 0 1 0 -3 0 3 
1 0 0 1 
0 1 1 0 
023 T11 0 1 1 0 0 0 1 1 0 0 0 1 0 -2 -1 3 
013 T12 0 1 0 1 0 0 1 1 0 0 0 1 0 -1 -2 3 
003 T13 0 1 0 1 0 0 1 0 0 1 0 1 0 0 -3 3 
1 0 0 1 
0 1 1 0 
103 T14 0 1 0 1 1 0 0 0 0 1 0 1 0 1 -3 2 
203 T15 0 1 1 0 1 0 0 0 0 1 0 1 0 2 -3 1 
303 T16 0 1 0 1 0 1 0 0 0 1 0 1 0 3 -3 0 
1 0 0 1 
0 1 1 0 
302 T17 0 1 1 0 0 1 0 0 0 1 1 0 0 3 -2 -1 





































7 13 9 9 7 7 
No of switching devices for 
3-phase 
16 48 24 24 30 36 
No of Diodes 16 48 24 24 30 36 
Line voltage levels/ switch 
ratio 
0.44 0.27 0.375 0.375 0.233 0.20 
No of dc-power supplies or 
capacitor 




























































































Fig. 1. Proposed generalized three phase half-bridge topology 
(a) Non-isolated input dc-power supply-based half-bridge topology 
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Fig. 2. Generalized overview of the output voltage level generation for  
(a) Zero level  
(b) Maximum level 
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Fig. 5. Different switching mode to generate all the possible levels in the pole voltage 
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Fig. 8. Simulation results 
(a) Intermediate voltage, VJg and pole voltage, Vag ,  
(b) Intermediate voltage, VJg and pole voltage, VBg, 
 (c) Line voltage, VAB, which is generated by utilizing, Vag and Vbg,  
(d) Phase voltage, VaN   
(e) The line current, Ia1 and Ia2 for (R=40 Ω and L=15 mH in each phase) and (R=120 Ω and L=90 mH in each phase), 
respectively.  
(f) THD of the line voltage  






















Fig. 8. Comparison study for the symmetric method in the half-bridge stage   
(a) Number of semiconductor devices (IGBT or diode or gate drive circuit) versus number of levels in the line voltage (Vlevel) 
(b) Number of dc-power supplies versus number of levels in the line voltage (Vlevel) 
 
 
